

06/27/97

[illegible]

H

+


PTO/SB/05 (6-95) (modified)


Approved for use through 11/30/96. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

0002/PTO Rev. 6/95 NEW UTILITY PATENT APPLICATION TRANSMITTAL <i>(to be used for new applications only)</i>	Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE U.S. Department of Commerce Patent and Trademark Office						
	<table border="1"> <tr> <td data-bbox="740 235 993 256">Attorney Docket Number</td> <td data-bbox="993 235 1451 256">2500</td> </tr> <tr> <td data-bbox="740 256 993 277">First Named Inventor</td> <td data-bbox="993 256 1451 277">Roger W. Swanson</td> </tr> <tr> <td data-bbox="740 277 993 298">Total Pages in this Submission</td> <td data-bbox="993 277 1451 298">57</td> </tr> </table>	Attorney Docket Number	2500	First Named Inventor	Roger W. Swanson	Total Pages in this Submission	57
Attorney Docket Number	2500						
First Named Inventor	Roger W. Swanson						
Total Pages in this Submission	57						

APPLICATION ELEMENTS	ACCOMPANYING APPLICATION PARTS
<p><i>Notice</i> Checklist items mentioned under <i>Application Elements</i> section construct a new utility patent application. Please refer to MPEP Sections 506, 601 (37 CFR 1.77, 1.53, 35 USC 111, 112, 113) for detailed explanation regarding completeness of an original patent application.</p>	
<p>1. <input checked="" type="checkbox"/> Fee Transmittal Form (in duplicate)</p>	<p>5. <input type="checkbox"/> FWC Application Filing Papers under 37 CFR § 1.62</p>
<p><input checked="" type="checkbox"/> Check Enclosed</p>	<p>6. <input type="checkbox"/> Application Filing Papers Under 37 CFR § 1.60</p>
<p>2. Specification</p>	<p>7. <input checked="" type="checkbox"/> Assignment & PTO-1595</p>
<p><input checked="" type="checkbox"/> Title of the Invention</p>	<p>8. <input type="checkbox"/> Certified Copy of Priority Document(s) (if foreign priority is claimed)</p>
<p><input type="checkbox"/> Cross Reference(s) to Related Case(s)</p>	<p>9. <input type="checkbox"/> Information Disclosure Statement & PTO-1449</p>
<p><input type="checkbox"/> Statement Regarding Federally-sponsored Research/Development</p>	<p>10. <input type="checkbox"/> Copies of IDS Citation(s)</p>
<p><input checked="" type="checkbox"/> Background of the Invention</p>	<p>11. <input type="checkbox"/> Petition Checklist and Accompanying Petition</p>
<p><input checked="" type="checkbox"/> Brief Summary of the Invention</p>	<p>12. <input type="checkbox"/> Preliminary Amendment</p>
<p><input checked="" type="checkbox"/> Brief Description of the Drawing(s)</p>	<p>13. <input type="checkbox"/> Proprietary Information</p>
<p><input checked="" type="checkbox"/> Detailed Description</p>	<p>14. <input type="checkbox"/> Small Entity Statement</p>
<p><input checked="" type="checkbox"/> Claim or Claims</p>	<p>15. <input checked="" type="checkbox"/> Return Receipt Postcard</p>
<p><input checked="" type="checkbox"/> Abstract of the Disclosure</p>	<p>16. <input type="checkbox"/> _____</p>
<p><input type="checkbox"/> Appendix</p>	<p>17. <input type="checkbox"/> _____</p>
<p>3. <input checked="" type="checkbox"/> Drawing(s) (when necessary per 35 USC 113)</p>	<p>18. <input type="checkbox"/> _____</p>
<p>4. <input checked="" type="checkbox"/> Declaration</p>	<p>19. <input type="checkbox"/> _____</p>
<p><input checked="" type="checkbox"/> Executed</p>	<p>20. <input type="checkbox"/> _____</p>

SIGNATURE OF ATTORNEY OR AGENT			
Signature:			
Attorney/Reg No.:	Amir H. Raubvogel, Reg. No. 37,070	Dated:	June 27, 1997

<p align="center">CERTIFICATE OF MAILING</p>			
<p>I hereby certify that this correspondence, including the enclosures identified above, is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service pursuant to 37 CFR 1 10 addressed to Assistant Commissioner for Patents, Washington, D C 20231 on the date shown below</p>			
<p>Signature:</p>			
<p>Typed or Printed Name:</p>		<p>Amir H. Raubvogel</p>	<p>Dated: June 27, 1997</p>
<p>Express Mail Mailing Number:</p>		<p>EM033487400US</p>	

FOR OFFICIAL USE ONLY						
Application Number			Class		Independent Claims	
Date of Receipt	Application Type		GAU		Total Claims	
	Filing Date		Foreign Filing License?		Drawing Sheets	
	Small Entity		Foreign Address?		Special Handling?	

0002/PTO(modified) Rev. 10/95	U.S. Department of Commerce Patent and Trademark Office	Complete if Known	
FEE TRANSMITTAL TOTAL AMOUNT OF PAYMENT Subtotal (1) + Subtotal (2) + Subtotal (3) = (\$1,248)		Application Number	as of yet unknown
		Filing Date	June 27, 1997
		First Named Inventor	Roger W. Swanson
		Group Art Unit	as of yet unknown
		Examiner Name	as of yet unknown
		Attorney Docket Number	2500

METHOD OF PAYMENT	FEE CALCULATION (continued)																																																																																												
1. The Commissioner is hereby authorized to: <input type="checkbox"/> Charge the indicated fees to the below mentioned deposit account <input checked="" type="checkbox"/> Charge any additional fee required under 37 CFR 1.16 and 1.17 or credit any over payments to the below mentioned deposit accounts <input type="checkbox"/> Charge the Issue Fee set in 37 CFR 1.18 at the Mailing of the Notice of Allowance, 37 CFR 1.311(b) to the below mentioned deposit account. Deposit Account Number: 19-2555 Deposit Account Name: FENWICK & WEST LLP A Duplicate Copy of this authorization is attached 2. <input checked="" type="checkbox"/> Payment Enclosed: <input checked="" type="checkbox"/> Check <input type="checkbox"/> Other	3. ADDITIONAL FEES <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Large Entity Fee Code/Fee</th> <th style="width: 15%;">Small Entity Fee Code/Fee</th> <th style="width: 50%;">Fee Description</th> <th style="width: 20%;">Fee Due</th> </tr> </thead> <tbody> <tr><td>105/\$130</td><td>205/\$65</td><td>Surcharge - late filing fee or oath</td><td><input type="text"/></td></tr> <tr><td>127/\$50</td><td>227/\$25</td><td>Surcharge-late provisional filing fee or cover sheet</td><td><input type="text"/></td></tr> <tr><td>147/\$2,460</td><td>147/\$2,460</td><td>For filing a request for reexamination</td><td><input type="text"/></td></tr> <tr><td>115/\$110</td><td>215/\$55</td><td>Extension for response within first month</td><td><input type="text"/></td></tr> <tr><td>116/\$390</td><td>216/\$195</td><td>Extension for response within second month</td><td><input type="text"/></td></tr> <tr><td>117/\$930</td><td>217/\$465</td><td>Extension for response within third month</td><td><input type="text"/></td></tr> <tr><td>118/\$1,470</td><td>218/\$735</td><td>Extension for response within fourth month</td><td><input type="text"/></td></tr> <tr><td>119/\$300</td><td>219/\$150</td><td>Notice of Appeal</td><td><input type="text"/></td></tr> <tr><td>140/\$110</td><td>240/\$55</td><td>Petition to revive unavoidably abandoned application</td><td><input type="text"/></td></tr> <tr><td>141/\$1,290</td><td>241/\$645</td><td>Petition to revive unintentionally abandoned application</td><td><input type="text"/></td></tr> <tr><td>142/\$1,290</td><td>242/\$645</td><td>Utility Issue Fee (Or Reissue)</td><td><input type="text"/></td></tr> <tr><td>143/\$440</td><td>243/\$220</td><td>Design Issue Fee</td><td><input type="text"/></td></tr> <tr><td>122/\$130</td><td>122/\$130</td><td>Petitions to the Commissioner</td><td><input type="text"/></td></tr> <tr><td>123/\$50</td><td>123/\$50</td><td>Petitions related to provisional applications</td><td><input type="text"/></td></tr> <tr><td>126/\$230</td><td>126/\$230</td><td>Submission of Information Disclosure Statement</td><td><input type="text"/></td></tr> <tr><td>581/\$40</td><td>581/\$40</td><td>Recording each patent assignment per property (times number of properties)</td><td>40</td></tr> <tr><td>146/\$770</td><td>246/\$385</td><td>Filing a submission after final rejection (37 CFR 1.129(a))</td><td><input type="text"/></td></tr> <tr><td>149/\$770</td><td>249/\$385</td><td>For each additional invention to be examined (37 CFR 1.129(b))</td><td><input type="text"/></td></tr> <tr><td colspan="3">Other fee (specify):</td><td><input type="text"/></td></tr> <tr><td colspan="3">Other fee (specify):</td><td><input type="text"/></td></tr> <tr> <td colspan="3" style="text-align: right;">SUBTOTAL (3)</td> <td>(\$40)</td> </tr> </tbody> </table>	Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Description	Fee Due	105/\$130	205/\$65	Surcharge - late filing fee or oath	<input type="text"/>	127/\$50	227/\$25	Surcharge-late provisional filing fee or cover sheet	<input type="text"/>	147/\$2,460	147/\$2,460	For filing a request for reexamination	<input type="text"/>	115/\$110	215/\$55	Extension for response within first month	<input type="text"/>	116/\$390	216/\$195	Extension for response within second month	<input type="text"/>	117/\$930	217/\$465	Extension for response within third month	<input type="text"/>	118/\$1,470	218/\$735	Extension for response within fourth month	<input type="text"/>	119/\$300	219/\$150	Notice of Appeal	<input type="text"/>	140/\$110	240/\$55	Petition to revive unavoidably abandoned application	<input type="text"/>	141/\$1,290	241/\$645	Petition to revive unintentionally abandoned application	<input type="text"/>	142/\$1,290	242/\$645	Utility Issue Fee (Or Reissue)	<input type="text"/>	143/\$440	243/\$220	Design Issue Fee	<input type="text"/>	122/\$130	122/\$130	Petitions to the Commissioner	<input type="text"/>	123/\$50	123/\$50	Petitions related to provisional applications	<input type="text"/>	126/\$230	126/\$230	Submission of Information Disclosure Statement	<input type="text"/>	581/\$40	581/\$40	Recording each patent assignment per property (times number of properties)	40	146/\$770	246/\$385	Filing a submission after final rejection (37 CFR 1.129(a))	<input type="text"/>	149/\$770	249/\$385	For each additional invention to be examined (37 CFR 1.129(b))	<input type="text"/>	Other fee (specify):			<input type="text"/>	Other fee (specify):			<input type="text"/>	SUBTOTAL (3)			(\$40)				
Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Description	Fee Due																																																																																										
105/\$130	205/\$65	Surcharge - late filing fee or oath	<input type="text"/>																																																																																										
127/\$50	227/\$25	Surcharge-late provisional filing fee or cover sheet	<input type="text"/>																																																																																										
147/\$2,460	147/\$2,460	For filing a request for reexamination	<input type="text"/>																																																																																										
115/\$110	215/\$55	Extension for response within first month	<input type="text"/>																																																																																										
116/\$390	216/\$195	Extension for response within second month	<input type="text"/>																																																																																										
117/\$930	217/\$465	Extension for response within third month	<input type="text"/>																																																																																										
118/\$1,470	218/\$735	Extension for response within fourth month	<input type="text"/>																																																																																										
119/\$300	219/\$150	Notice of Appeal	<input type="text"/>																																																																																										
140/\$110	240/\$55	Petition to revive unavoidably abandoned application	<input type="text"/>																																																																																										
141/\$1,290	241/\$645	Petition to revive unintentionally abandoned application	<input type="text"/>																																																																																										
142/\$1,290	242/\$645	Utility Issue Fee (Or Reissue)	<input type="text"/>																																																																																										
143/\$440	243/\$220	Design Issue Fee	<input type="text"/>																																																																																										
122/\$130	122/\$130	Petitions to the Commissioner	<input type="text"/>																																																																																										
123/\$50	123/\$50	Petitions related to provisional applications	<input type="text"/>																																																																																										
126/\$230	126/\$230	Submission of Information Disclosure Statement	<input type="text"/>																																																																																										
581/\$40	581/\$40	Recording each patent assignment per property (times number of properties)	40																																																																																										
146/\$770	246/\$385	Filing a submission after final rejection (37 CFR 1.129(a))	<input type="text"/>																																																																																										
149/\$770	249/\$385	For each additional invention to be examined (37 CFR 1.129(b))	<input type="text"/>																																																																																										
Other fee (specify):			<input type="text"/>																																																																																										
Other fee (specify):			<input type="text"/>																																																																																										
SUBTOTAL (3)			(\$40)																																																																																										
FEE CALCULATION (fees effective 10/01/96) 1. FILING FEE <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Large Entity Fee Code/Fee</th> <th style="width: 15%;">Small Entity Fee Code/Fee</th> <th style="width: 40%;">Description</th> <th style="width: 30%;">Fee Due</th> </tr> </thead> <tbody> <tr><td>101/\$770</td><td>201/\$385</td><td>Utility Filing</td><td>770</td></tr> <tr><td>106/\$320</td><td>206/\$160</td><td>Design Filing</td><td><input type="text"/></td></tr> <tr><td>108/\$770</td><td>208/\$385</td><td>Reissue Filing</td><td><input type="text"/></td></tr> <tr><td>114/\$150</td><td>214/\$75</td><td>Provisional Filing</td><td><input type="text"/></td></tr> <tr> <td colspan="3" style="text-align: right;">SUBTOTAL (1)</td> <td>(\$770)</td> </tr> </tbody> </table> 2. CLAIMS <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Large Entity Fee Code/Fee</th> <th style="width: 15%;">Small Entity Fee Code/Fee</th> <th style="width: 70%;">Fee Description</th> </tr> </thead> <tbody> <tr><td>103/\$22</td><td>203/\$11</td><td>Claims in excess of 20</td></tr> <tr><td>102/\$80</td><td>202/\$40</td><td>Independent claims in excess of 3</td></tr> <tr><td>104/\$260</td><td>204/\$130</td><td>Multiple dependent claim</td></tr> <tr><td>109/\$80</td><td>209/\$40</td><td>Reissue independent claims over original patent</td></tr> <tr><td>110/\$22</td><td>210/\$11</td><td>Reissue claims in excess of 20 and over original patent</td></tr> </tbody> </table>	Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Description	Fee Due	101/\$770	201/\$385	Utility Filing	770	106/\$320	206/\$160	Design Filing	<input type="text"/>	108/\$770	208/\$385	Reissue Filing	<input type="text"/>	114/\$150	214/\$75	Provisional Filing	<input type="text"/>	SUBTOTAL (1)			(\$770)	Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Description	103/\$22	203/\$11	Claims in excess of 20	102/\$80	202/\$40	Independent claims in excess of 3	104/\$260	204/\$130	Multiple dependent claim	109/\$80	209/\$40	Reissue independent claims over original patent	110/\$22	210/\$11	Reissue claims in excess of 20 and over original patent	<table style="width: 100%; border-collapse: collapse; margin-top: 20px;"> <thead> <tr> <th colspan="2" style="text-align: center;">(Col. 1)</th> <th colspan="2" style="text-align: center;">(Col. 2)</th> <th colspan="2" style="text-align: center;">(Col. 3)</th> <th colspan="2"></th> <th colspan="2"></th> </tr> <tr> <th style="width: 10%;">For</th> <th style="width: 10%;">No. of Existing Claims</th> <th style="width: 10%;">minus*</th> <th style="width: 10%;">Highest No. Previously Paid For</th> <th style="width: 10%;">=</th> <th style="width: 10%;">Extra**</th> <th style="width: 10%;">x</th> <th style="width: 10%;">Fee</th> <th style="width: 10%;">=</th> <th style="width: 10%;">Fee Due</th> </tr> </thead> <tbody> <tr> <td>TOTAL</td> <td style="text-align: center;">29</td> <td>minus*</td> <td style="text-align: center;">20 or</td> <td>=</td> <td style="text-align: center;">9</td> <td>x</td> <td style="text-align: center;">22</td> <td>=</td> <td style="text-align: center;">198</td> </tr> <tr> <td>INDEP</td> <td style="text-align: center;">6</td> <td>minus*</td> <td style="text-align: center;">3 or</td> <td>=</td> <td style="text-align: center;">3</td> <td>x</td> <td style="text-align: center;">80</td> <td>=</td> <td style="text-align: center;">240</td> </tr> <tr> <td colspan="10"> <input type="checkbox"/> First presentation of multiple dependent claim </td> </tr> </tbody> </table> <p style="text-align: right; margin-top: 10px;"> SUBTOTAL (2) (\$438) <small>* Subtract the greater number of Col. 2 ** If the difference between Col. 1 and Col. 2 is less than zero, then enter "0" in Col. 3</small> </p>	(Col. 1)		(Col. 2)		(Col. 3)						For	No. of Existing Claims	minus*	Highest No. Previously Paid For	=	Extra**	x	Fee	=	Fee Due	TOTAL	29	minus*	20 or	=	9	x	22	=	198	INDEP	6	minus*	3 or	=	3	x	80	=	240	<input type="checkbox"/> First presentation of multiple dependent claim									
Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Description	Fee Due																																																																																										
101/\$770	201/\$385	Utility Filing	770																																																																																										
106/\$320	206/\$160	Design Filing	<input type="text"/>																																																																																										
108/\$770	208/\$385	Reissue Filing	<input type="text"/>																																																																																										
114/\$150	214/\$75	Provisional Filing	<input type="text"/>																																																																																										
SUBTOTAL (1)			(\$770)																																																																																										
Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Description																																																																																											
103/\$22	203/\$11	Claims in excess of 20																																																																																											
102/\$80	202/\$40	Independent claims in excess of 3																																																																																											
104/\$260	204/\$130	Multiple dependent claim																																																																																											
109/\$80	209/\$40	Reissue independent claims over original patent																																																																																											
110/\$22	210/\$11	Reissue claims in excess of 20 and over original patent																																																																																											
(Col. 1)		(Col. 2)		(Col. 3)																																																																																									
For	No. of Existing Claims	minus*	Highest No. Previously Paid For	=	Extra**	x	Fee	=	Fee Due																																																																																				
TOTAL	29	minus*	20 or	=	9	x	22	=	198																																																																																				
INDEP	6	minus*	3 or	=	3	x	80	=	240																																																																																				
<input type="checkbox"/> First presentation of multiple dependent claim																																																																																													

SUBMITTED BY		Complete (if applicable)	
Typed or Printed Name	Amir H. Raubvogel	Reg. Number	37,070
Signature		Date	June 27, 1997

VIRTUAL ADDRESS ACCESS TO TILED SURFACES

Inventor: Roger W. Swanson

BACKGROUND OF THE INVENTION

Field of the Invention

5 The present invention relates to methods and apparatuses for accessing data in a memory system, and more particularly, to a method and apparatus for rapidly accessing data in a frame buffer for generating video images on a display panel of a computer system.

Description of the Related Art

10 A current trend in hardware and software design is the development of computer systems and software applications for processing and displaying video images. Software for processing and displaying video images finds widespread application in user interfaces, plotting software, electronic publishing applications, computer-aided drafting and design programs, computer simulation, animation software, and the
15 like. Many computer systems provide software support for generating, processing and displaying video images in the form of a graphics software package that provides video generation and processing routines available to both hardware, such as a central processing unit (CPU), and also other software applications, such as user interfaces. Such a graphics software package typically implements a recognized graphics
20 specification, such as Direct3D from Microsoft, or OpenGL from Silicon Graphics, for improved portability of software applications into and out of the computer system.

 For generating and processing video images, the hardware of a conventional computer system typically includes a central processing unit (CPU) for running
25 software, a system memory for storing software and data for the CPU, one or more

input devices such as a keyboard or a mouse, a display panel having a display surface containing an array of picture elements (pixels) with the intensity and color of each pixel being separately controllable for generating video images, a frame buffer for storing data that identifies the proper intensity and color to be provided by each pixel of the display surface (herein video data), a video controller for reading video data in the frame buffer and sending the video data to the display panel in an appropriate format for controlling the pixels, and a bus for carrying digital data such as the video data among various components of the computer system. Many conventional computer systems additionally include a display processor that supplements the CPU at generating and processing video images.

Many conventional computer systems use a cathode ray tube monitor (CRT monitor) similar to the picture tube of a conventional television set, as a display panel, and the video controller typically converts the video data from the digital format used by the CPU, system memory, frame buffer, bus, and input devices into an appropriate analog format for the CRT monitor, and then sends the analog data to the CRT monitor on a dedicated analog line.

The system memory of conventional computer systems typically comprises a plurality of memory cells. Each memory cell holds a word of data and has a distinct address. The address of a memory cell distinguishes the memory cell from other memory cells in the system memory, and is used for accessing the memory cell to read or write data in the memory cell. The addresses are typically numerical and form a sequence from a low address to a high address in the system memory. To read a word of data from the system memory, the system memory is provided a read request and the address for the memory cell storing the word. Similarly, to write a word of data in the system memory, the system memory is provided a write request, the address of the memory cell that will store the word, and the word of data.

The frame buffer is typically a data storage device similar to the system mem-

ory, and in some conventional computer systems, the frame buffer is merely a portion of the system memory. The frame buffer typically holds the video data as a pixel map (pixmap) that associates each pixel of the display panel with a distinct memory cell of the frame buffer that holds a word of video data identifying the intensity and color that the associated pixel should provide. The address of the memory cell storing the video data for a pixel can be determined by the location of the pixel on the display surface. The location of a pixel typically is identified by a horizontal X coordinate and a vertical Y coordinate of the pixel (herein (X, Y) coordinates) on the display surface. The data stored in the frame buffer is appropriately updated to change the image displayed on the display surface.

Because pixmaps can require a large volume of memory storage to implement, conventional computer systems typically store the words of a pixmap at consecutive addresses of the frame buffer to avoid wasting storage capacity in the frame buffer. These consecutive addresses are typically generated using addition and multiplication hardware in the CPU or a display processor when reading or writing video data in the frame buffer and also in the video controller when reading the frame buffer to obtain data to be sent to the display panel. The multiplication and addition operations are applied to the horizontal X coordinate and the vertical Y coordinate of the pixel to determine the address of the pixel. For example, to generate a linear addressing of the frame buffer, a conventional computer system typically multiplies the Y coordinate by the number of pixels in each horizontal line of pixels on the display surface and then adds to the product the X coordinate and a memory offset that determines the first address in the frame buffer. The time needed to perform multiplication and addition operations for generating addresses for video data can delay the generation of video images and hinder the CPU in performing other operations by tying up the system memory.

Processing video images often requires access by the CPU or display processor

to video data associated with localized regions of the display panel as opposed to access to data associated with an isolated pixel or pixels. For example, to generate a wide line for display, a CPU or display processor may need to write video data associated with numerous adjoining pixels of a display panel into the frame buffer.

5 Similarly, filtering of video images may require a CPU or display processor to both read and write data associated with adjoining pixels of the display surface. For providing rapid access to such localized data, some conventional computer systems store pixmaps in a tiled pattern within a frame buffer, with the display surface identified as an array of rectangular tiles with each tile holding a rectangular array of pixels, and with the pixels of each tile stored in a continuous sequence of addresses of
10 the frame buffer.

Unfortunately, conventional computer systems are typically limited in the extent to which they can advantageously implement tiling schemes. Generating tiled addresses often requires a CPU or display processor to perform arithmetic operations
15 that can be more complicated than the multiplication and addition operations used in the linear addressing of the frame buffer described above. Further, a linearly addressed frame buffer is often preferable for conventional video controllers because conventional display panels such as CRT monitors are typically illuminated by scanning pixels on a display surface of the display panel on a horizontal scan line by
20 horizontal scan line manner. However, implementing a tiling pattern with relatively square tiles having the same or approximately the same number of pixels on horizontal sides as vertical sides is often desirable for generating graphics primitives such as circles and lines of various widths. Balancing the desirability of relatively square tiles with these limitations of conventional CPUs, display processors and
25 video controllers generally results in tiles that are 8 to 32 times as wide as they are high. Further, some software applications generate their own linear addresses for video data in the frame buffer without the support of a graphics package or display

processor. Such linear addresses typically are invalid in conventional tiled frame buffers, and a CPU or display processor typically must intercept and correct the invalid linear addresses to properly match the particular tiling employed in the frame buffer. Often, this is implemented using a display processor to convert the linear
5 address back into the corresponding (X,Y) coordinates of the pixel and then to generate the appropriate tiled address from the generated (X,Y) coordinates. Considerable time is needed to perform each of these sequential steps, thus reducing the speed and temporal smoothness of presentation of the associated video image.

Intercepting (X,Y) coordinates and converting them into tiled addresses poses
10 additional technical problems. First, since the (X,Y) coordinates may be stored in scatter gather memory, there may be multiple address ranges, potentially requiring a large number of clocks or multi-clock delay to check memory addresses. Second, converting back to (X,Y) coordinates requires an integer divide by the span size with remainder, which can be time-consuming. Finally, applications may wish to access
15 data directly, which may cause problems if the interception is not transparent to the application.

In general, conversion or remapping from linear addresses to tiled addresses and vice versa can impose significant computational load and diminish performance of the system. Remapping from tiled addresses to linear addresses involves a
20 relatively expensive multiply operation, and remapping from linear to tiled involves an even more expensive divide operation.

There is thus a need for an improved data accessing system that can provide rapid access and updating of pixmaps and other video data stored in one or more frame buffers. Such a data accessing system should preferably provide access to a
25 frame buffer in response to receiving linear addresses, tiled addresses, or (X,Y) pixel coordinates, and should avoid time-consuming arithmetic operations, such as multiply or divide for generating or converting addresses. Such a data accessing system

should preferably be able to generate tiled addressing of the frame buffer or buffers from received addresses or (X,Y) pixel coordinates. Such a data accessing system should also store a pixmap without wasting storage capacity in the frame buffer. Preferably such a system should also support a standard graphics specification such as Direct3D or OpenGL for generating detailed and dynamic graphic images, and for allowing the use of graphics applications designed in conformance with the standard graphics specification.

SUMMARY OF THE INVENTION

The present invention provides a data accessing system for accessing video data in one or more frame buffers of a computer system. The present invention advantageously uses a virtual frame buffer for providing rapid addressing of video data. The virtual frame buffer comprises a range of digital addresses, with each pixel of a display surface of a display panel having at least one associated virtual address in the virtual frame buffer. A virtual address for a pixel can be rapidly generated by the present invention using shifting, replacing, or concatenation operations applied to received coordinates of a pixel without the need for the complicated and relatively slow arithmetic hardware employed by conventional computer systems for generating addresses. The present invention can access the frame buffer quickly using the virtual address for reading or writing video data in the associated memory cell of the frame buffer. Expensive multiply and divide operations are avoided in favor of concatenation, shifting, and simple field extraction.

One embodiment of the data accessing system of the present invention generates virtual addresses from the horizontal X and vertical Y coordinates of the pixels received from a CPU or peripheral device. The horizontal X and vertical Y coordinates of a pixel are each received as a word of digital data representing the respective coordinate in, for example, the unsigned binary number system. The data accessing system first generates a virtual address for the pixel by appropriately concatenating

the bits of X with the bits of Y and then concatenates or replaces bits of the result with a memory offset bit or bits indicative of a low address of the frame buffer. The data accessing system then converts the virtual address into an address in the frame buffer (herein a frame buffer address) by looking up the frame buffer address in a look-up table at a location determined by the virtual address. This allows a conversion pattern between virtual addresses and frame buffer addresses to be stored for rapid access to video data in the frame buffer, and avoids a shortcoming of conventional computer systems that require large numbers of arithmetic operations to be performed in hardware for determining frame buffer addresses for the numerous pixels of the display surface of a display panel.

In a preferred embodiment, virtual addresses operate in the context of a phantom port which performs remapping among (X,Y) coordinates, linear addresses, and tiled addresses without expensive multiply or divide operations. A block of unused sequential addresses in memory space is allocated to define a phantom port. Since there is no real memory assigned to these addresses, the phantom port can be enlarged with no cost. In one embodiment, the phantom port is enlarged to have a span size equal to the next power of two greater than or equal to the actual span size of the surface represented by the (X,Y) coordinates. For example, a surface of 480 x 640 pixels is enlarged to 480 x 1024. By so expanding the phantom port, the virtual address space has a width that is a power of two, so that the remapping operations can be implemented using simple field extraction and bit shifting. For example, extraction of (X,Y) coordinates from linear addresses merely involves extracting fields from the linear address; the X-value is in the lowest significant bits, and the Y-value starts in the bit position representing the span size.

Since the phantom port has sequential addresses, the addresses can be interpreted by the hardware in the core logic chip set.

Since the virtual address space is larger than the real memory assigned to the

surface represented by the (X,Y) coordinates, a subset of virtual addresses do not map to real addresses. In one embodiment, access to these addresses produces a page fault. In another embodiment, accesses are ignored, thus permitting applications to be less precise in clipping algorithms, which may improve speed of execution.

5 An alternative embodiment of a data accessing system of the present invention uses a frame buffer adapted to respond directly to generated virtual addresses for the pixels. This beneficially eliminates the cost of hardware used to implement the look-up table and beneficially increases performance speed by eliminating the conversion from virtual addresses to frame buffer addresses. Virtual addressing
10 hardware and a frame buffer are preferably implemented on a single integrated circuit chip in this embodiment of the present invention to beneficially simplify interconnection of the virtual addressing hardware with the frame buffer and avoid time delay penalties encountered in integrated circuitry when going off-chip to perform an operation.

15 Various embodiments of the present invention are provided for additional functionality, including data accessing systems responsive to received linear addresses for pixels generated in a CPU or peripheral device as well as (X,Y) coordinates of the pixels. Such embodiments of the present invention avoid a time delay encountered in typical display processors while converting a linear address
20 determined by software running in a CPU back into corresponding horizontal X and vertical Y coordinates of the pixel before generating the address in the frame buffer associated with the pixel. Such embodiments of the present invention provide a plurality of virtual addresses for each pixel useful for very rapid windowing and canvassing of data and for changing frames of moving video images very
25 rapidly and smoothly. Various embodiments of the present invention provide tiled addressing of the frame buffer for reducing accesses times to data associated with local regions of pixels contiguously located on the display surface of the display panel

and are ideal for use in generating graphic images, particularly because relatively square tiles having either the same or approximately the same number of pixels on horizontal and vertical sides can be achieved. The present invention can also be implemented to provide video controller functionality without the need for a separate video controller, thereby eliminating the need for multiplication and addition hardware found in conventional video controllers.

The present invention generates frame buffer addresses quickly while beneficially avoiding the arithmetic hardware used by conventional display processors, video controllers, and CPUs. The present invention is thus ideal for use where a complex or moving video image should change quickly and smoothly on a real-time basis in response to real-time user or sensor input, which, for example, is often the case with video games, scientific monitoring, traffic flow control monitoring, and the like.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a computer system for providing video images according to the prior art .

Figure 2 is a block diagram of a computer system incorporating a data accessing system according to the present invention.

Figure 2A is a block diagram of a conceptual model of the present invention.

Figure 2B is a diagram of a remapping operation from linear addresses to (X,Y) coordinates.

Figure 2C is a diagram of a remapping operation from (X,Y) coordinates to linear addresses.

Figure 2B is a diagram of a remapping operation from (X,Y) coordinates to tiled addresses.

Figure 3 is a block diagram of a data accessing system according to one embodiment of the present invention using linear addressing.

Figure 4 is a block diagram of a data accessing system according to one embodiment of the present invention using tiled addressing.

Figure 5 is a block diagram of a data accessing system according to one embodiment of the present invention using a plurality of address ranges.

5 Figure 6 is a flowchart of a method of generating a desired frame buffer access for linear addressing according to the present invention.

Figure 7 is a flowchart of a method of generating a desired frame buffer access for tiled addressing according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

10 Referring now to Figure 1, there is shown a block diagram of a conventional computer system 100 capable of providing video images. The computer system comprises: a central processing unit (CPU) 80; a cathode-ray tube (CRT) monitor 30 having a display surface 31 for displaying video data; a system memory 40 having a plurality of memory cells for storing data with a portion of the memory cells comprising a frame buffer 45 for storing video data, an address decoder 46 for determining
15 whether a read or a write is requested and if so for determining which memory cell to access and whether to read or write the memory cell, and a read/write port 47 for receiving data for and sending data from the memory cells including the memory cells in the frame buffer 45; a video controller 20 for reading video data stored in the frame buffer 45 and in response generating an analog signal for controlling illumination of an array of pixels on the display surface 31 of the CRT monitor 30; a display processor 60 for reading and writing video data in the frame buffer 45 including generating appropriate frame buffer addresses, a bus 50 that carries digital data for interfacing the CPU 80; display processor 60, video controller 20, and system
20 memory 40 including the frame buffer 45; and a line 55 for carrying the analog signal generated by the video controller 20 to the CRT monitor 30 for controlling illumination of the pixels on the displaying surface 31.

25

The display surface 31 of the CRT monitor 30 comprises a rectangular array of picture elements (pixels) arranged in horizontal scan lines, with each scan line containing the same number of pixels. For each pixel of the display surface 31 there is associated a distinct memory cell of the frame buffer 45 for storing a word of video data that indicates an appropriate appearance to be provided by the pixel with which it is associated. The CRT monitor 30 illuminates the pixels on the display surface 31 by scanning a beam of electrons from left to right across each scan line, one scan line after another in succession from a top scan line 90 to a bottom a bottom scan line 92 of the display surface 31.

The video data stored in the frame buffer 45 is addressed linearly within the frame buffer 45, with a word of video data associated with a pixel 70 in the top left corner of the display surface 31 stored at a first memory address, a word of video data associated with a pixel 71 immediately to the right of the pixel 70 stored at the next memory address higher than the first memory address, and so on across a top scan line 90. A word of video data associated with a first pixel 75 at a left end of a second scan line 91 immediately below the top scan line 90 is stored at the next memory address higher than the memory address at which the word of video data associated with the last pixel 72 of the top scan line 90 is stored. The computer system 100 thus addresses the words of video data associated with the pixels of the display surface 31 onto a range of consecutive addresses without generating gaps between addresses associated with the pixels of the display surface 31. Such gaps could make efficient utilization of the storage capacity of the frame buffer 45 difficult. Further, the order of the addresses for the words of video data matches the order that associated pixels are scanned in the CRT monitor 30. For these reasons, conventional computer systems often address the video data for the pixels in this pattern or in some other scan line by scan line pattern without gaps in the addresses used.

While the video controller 20 can read the frame buffer 45 to obtain the video

data that is used to generate the analog signal that controls illumination of the pixels, the video controller 20 does not typically generate the video data. Rather, the CPU 80 is typically used to generate a word of video data for each pixel of the display surface 31, and the word of video data is written to the frame buffer 45 so that the video controller 20 can read it. In some conventional computer systems, a display processor or other peripheral component can generate such video data. The word of video data in the frame buffer 45 associated with a pixel is updated to change the appearance of the pixel. The video controller 20 accesses the frame buffer 45 at the address associated with a pixel to read the word of video data associated with the pixel, with the word identifying an intensity and color that the pixel should provide.

To write a word of video data to the frame buffer 45, the CPU 80 can send the display processor 60 a write request for the display processor 60, the word of video data, and the horizontal X and vertical Y coordinates for the pixel associated with the word of video data. The display processor 60 then multiplies Y by Span_X , where Span_X equals the number of pixels in each scan line of the display surface 31 of the CRT monitor 30 and is referred to herein as the horizontal span of the pixel coordinates. The display processor 60 then adds X and a memory offset to the result to generate the frame buffer address of the word of video data. The memory offset determines the address in the system memory 40 where the frame buffer 45 begins.

The arithmetic operations are performed sequentially using multiplication and addition hardware within the display processor 60 similar to the integer arithmetic hardware found in CPU's, although the display processor 60 is omitted and the CPU 80 generates these addresses in some conventional computer systems. The display processor 60 then sends a write request for the system memory 40 and the appropriate address for the word of video data via the bus 50 to the address decoder 46 of the system memory 40. The address decoder 46 decodes the write request and address to access the associated memory cell in the frame buffer 45. The display proces-

processor 60 also sends the word of video data via the bus 50 to a read/write port 47 of the system memory 45, which is then written to the accessed memory cell in the frame buffer 45.

Typically, the CPU 80 can also read the frame buffer 45 in conventional computer systems. To read the frame buffer 45 for a word of video data associated with a pixel, a read request for the system memory 40 and the frame buffer address for the pixel is generated by the display processor 60 and sent via the bus 50 to the address decoder 46 of the system memory 40. Similarly, the video controller 20 generates a read request for the system memory 40 and an appropriate addresses in the frame buffer 45 to read the video data in the frame buffer 45 for generating the analog signal that controls illumination of the pixels. Both the display processor 60 and the video controller 20 use multiplication and addition hardware similar to the integer arithmetic hardware found in CPU's to generate these addresses.

The described linear addressing of video data has several drawbacks. The addition and particularly the multiplication performed by the display processor 60 and also by the video controller 20 can take considerable time to complete. The number of address calculations needed may be very large for a typical CRT monitor 30 having over 300,000 pixels. Further, the addition of the display processor 60 may increase traffic on the bus 50, which in turn could slow down the performance speed of the computer system 100 by preventing the CPU 80 from using the bus 50 for accessing other data.

Some conventional computer systems implement a tiled addressing of the frame buffer, with the pixels of the display surface 31 identified as an array of adjacent tiles and with each tile storing an equal sized rectangular array of pixels. Each of the tiles is treated for frame buffer access purposes as a small display surface, having a horizontal span $\text{Span}_{\text{Xtiled}}$ that divides the horizontal span Span_{X} of the display surface 31 and a tile scan line consisting of pixels in the tile that are on the same scan

line of the display surface 31. The scan processor linearly addresses the pixels of each tile to the frame buffer 45 on a tile scan line by tile scan line basis with $\text{Span}_{\text{Xtiled}}$ replacing Span_X in the linear addressing. The tiles are addressed to consecutively addressed blocks of addresses of memory cells in the frame buffer 45 with a first tile in the upper left corner of the display surface 31 mapping to a first range of addresses of memory cells in the frame buffer 45 and the next tile to the right mapping to an adjacent next range of addresses of memory cells in the frame buffer 45, and so on across the top row of tiles, and then so on across any remaining rows of tiles.

While tiled addressing improves access to localized regions of video data, it does not typically simplify addressing of pixels. Consider an implementation of the described tiling pattern for tiles of size 128 pixels horizontally by four pixels vertically. The described tiling can be implemented in three steps as follows:

- (1) generate a tiled horizontal coordinate for the pixel
 $X_{\text{tiled}} = X[\text{MSB}:7] \sim Y[1:0] \sim X[6:0]$ by shifting and replacing the designated bits of X and Y;
- (2) generate a tiled vertical coordinate for the pixel $Y_{\text{tiled}} = Y[\text{MSB}:2]$ by removing the least two significant bits of Y; and
- (3) generate a tiled frame buffer address for X and Y as $\text{add}_{\text{tiled}}(X,Y) = (Y_{\text{tiled}} * (\text{Span}_X / \text{Span}_{\text{Xtiled}}))$;

where $Y[1:0]$ refers to the least two significant bits in the standard unsigned binary representations of Y, $X[6:0]$ refers to the least seven significant bits in the standard unsigned binary representation of X, $Y[\text{MSB}:2]$ refers to the standard unsigned binary representations of Y with the two least significant bits removed, $X[\text{MSB}:7]$ refers to the standard unsigned binary representation of X with the seven least significant bits removed, the concatenation " \sim " operation refers to concatenating the bits together in the order so that 01~10 becomes 0110, and $\text{Span}_{\text{Xtiled}}$ is the horizontal span of 128 of each tile. Generation of a bit representation of $\text{add}_{\text{tiled}}(X,Y)$

typically involves multiplying Y_{tiled} by $(\text{Span}_X / \text{Span}_{X_{\text{tiled}}})$ followed by adding X_{tiled} to the product, with each of these operations performed in arithmetic hardware such as a central processing unit (not shown). These operations, particularly the divide operation, can be time-consuming. Step 3 is similar to the generation of a linear address; however as the typical tiled addressing also requires steps 1 and 2 to be performed before step 3, tiling typically uses more hardware and can be computationally more time intensive than linear addressing.

Referring now to Figure 2, there is shown a computer system 200 incorporating one embodiment of a data accessing system 160 of the present invention. The computer system 200 includes: the CRT monitor 30; the CPU 80; the system memory 40 containing a frame buffer 45, address decoder 46, and read/write port 47; the bus 50; and the analog line 55 of the conventional computer system 100 of Figure 1. However, the display processor 60 is replaced by the data accessing system 160.

Referring also to Figure 2A, there is shown a conceptual block diagram of the operational elements of system 200. CPU 80 interacts with processor memory 40 and generates addresses for accessing memory locations in frame buffer memory 45. Frame buffer memory 45 is stored in a tiled format to provide the advantages discussed above. However, generation of tiled addresses by CPU 80 can be difficult and expensive due to the complex mathematical operations involved. Thus, the present invention provides phantom port 201 which accepts conventional linear addresses from CPU 80 and remaps them into tiled addresses for accessing frame buffer memory 45. The linear addresses are known as "virtual" addresses, and the remapped tiled addresses are known as "physical" addresses. In this manner, CPU 80 can generate linear addresses in a conventional (fast) manner, and access to tiled frame buffer memory 45 can proceed without computationally expensive mathematical operations.

The computationally intensive multiply and divide operations are avoided

in one embodiment by enlarging phantom port 201 in the x-direction to the next power of two. This permits multiplication to be performed by bit-shifting, and division by simple field extraction from the bit string representing the address. Thus, remapping in both directions can be achieved with computationally inexpensive
5 bitwise operations.

In one embodiment, frame buffer 45 is replaced by system memory, so that the phantom port addressing scheme may be applied to the entire system memory.

Referring now to Figure 2B, there is shown a remapping operation for converting a linear address to (X,Y) coordinates. Division logic 211 is applied to linear
10 address 210. Linear address 210 is divided 213 by scan length 214 to generate the Y-value 216. Modulo operation 212 is applied to linear address 210 and scan length 214 to generate the X-value 215 (the remainder of a division operation).

As will be described in more detail below, a phantom port with a span equal to a power of two allows extraction of (X,Y) coordinates in a simpler manner by field
15 extraction. Modulo operation 212 reduces to merely extracting the N least significant bits of linear address 210, where N represents \log_2 (scan length), and divide operation 213 reduces to merely extracting bits beginning at position N.

Referring now to Figure 2C, there is shown a remapping operation for converting (X,Y) coordinates to a linear address. Y-coordinate 216 is multiplied 220 by
20 scan length 214 and added 221 to X-coordinate 215 to generate linear address 210. Again, a phantom port with a span equal to a power of two reduces the multiply 220 to a bit-shifting operation and the sum 221 to a concatenation, thus simplifying the remapping operation.

Referring now to Figure 2D, there is shown a remapping operation for converting
25 (X,Y) coordinates to a tiled address. Bit shuffle 230 is performed on (X,Y) coordinates 215,216 to generate (X',Y') coordinates 231,232. Bit shuffle 230 is performed by reordering segments of the (X,Y) coordinates to generate a representation aligned

on a tile-by-tile basis, with (0,0) being the origin point for the tile containing the coordinates. Y'-coordinate 232 is multiplied 233 by scan length 214 and added 234 to X'-coordinate 231 to generate tiled address 235. As above, a phantom port with a span equal to a power of two reduces the multiply 233 to a bit-shifting operation and the
5 sum 234 to a concatenation, thus simplifying the remapping operation.

For more particularly describing the structure and functionality of this embodiment of the present invention, additional detail on the structure of the CRT monitor 30 and the system memory 40 is provided; however, the present invention can be used with frame buffers and display panels having different configurations
10 than those herein described. The display surface 31 of the CRT monitor 30 may comprise, for example, an array of 307,200 pixels arranged in 480 horizontal scan lines, with each horizontal scan line of the array containing 640 pixels, with each pixel of the display panel identified by a unique pair (X,Y) of pixel coordinates, with X representing the horizontal coordinate and Y representing the vertical coordinate,
15 and with the pixel in the upper left hand corner of the display surface 31 having coordinates (0,0). The X coordinate of a pixel equals the number of pixels in the display panel to the left of the pixel, and the Y coordinate equals the number of pixels in the display panel above the pixel. The system memory 40 may comprise, for example, a Dynamic Random Access Memory Unit (DRAM) having 32-bit memory
20 cells addressed with 32-bit addresses, with the frame buffer 45 portion comprising a block of 307,200 of the memory cells addressed by a range of 307,200 sequential 32-bit addresses, with the memory offset that identifies the beginning address of the frame buffer 45 having the form memory offset = OFFSET~00 00 where OFFSET is a 4-bit sequence and the 00 00 is a 28-bit sequence of zero bits, and with each pixel of
25 the display surface 31 associated with a distinct one of the memory cells that stores video data identifying how the pixel should appear on the display surface 31.

The data accessing system 160 can read and write video data in the frame

buffer 45 by converting (X,Y) coordinates of a pixel to the associated address $\text{add}(X,Y)$ of the pixel and then accessing the frame buffer 45 at the associated address $\text{add}(X,Y)$ to perform a read or write operation. To generate addresses for reading and writing the frame buffer 45, the data accessing system 160 uses a virtual frame buffer comprising a range of digital addresses. For example, a range of 491,520 sequential addresses can be used as a virtual frame buffer having a height of 480 and a width of 1024. The width of 1024 is selected as a power of two at least large as the horizontal span of 640 of the pixel coordinates. As described above, the selection of a power of two facilitates conversion using bit-shifting and field extraction rather than more generalized multiply and divide operations. The virtual frame buffer supplies a distinct address for each pixel of the display panel (herein a virtual address), but unlike the frame buffer 45, is not used for storing video data. The width of the virtual frame buffer serves as a virtual span virtspan_x of the horizontal coordinates of the display surface 31, and the height of the virtual frame buffer serves as a virtual span virtspan_y of the vertical coordinates of the display surface 31.

To write a word of video data in the frame buffer 45, a write request for the data accessing system 160 is sent via the bus 50 to the data accessing system 160 along with the horizontal and vertical (X,Y) coordinates of the pixel associated with the word of video data and the word of video data. The data accessing system 160 converts the pair (X,Y) of pixel coordinates into an associated virtual address $\text{virtadd}(X,Y)$ in the virtual frame buffer and then converts the virtual address $\text{virtadd}(X,Y)$ into the associated address $\text{add}(X,Y)$ in the frame buffer 45 for the pixel. To write the word of video data to the frame buffer 45, the data accessing system 160 sends a write request for the system memory 40 and the frame buffer address $\text{add}(X,Y)$ via the bus 50 to the address decoder 46 of the system memory 40 and sends the word of video data via the bus 50 to the read/write port 47 of the system memory 40.

To read the frame buffer 45, the data accessing system 160 is sent a read request for the data accessing system 160 via the bus 50 along with the (X,Y) pixel coordinates of the pixel associated with the word of video data to be read. The data accessing system 160 generates an associated virtual address $\text{virtadd}(X,Y)$ for the pixel and converts the generated virtual address into the associated frame buffer address $\text{add}(X,Y)$ for the pixel. The data accessing system 160 then sends a read request for the system memory 40 and the generated frame buffer address $\text{add}(X,Y)$ to the address decoder 46 of the system memory 40 for accessing the memory cell of the frame buffer 45 associated with the pixel having coordinates (X,Y). This causes the system memory 40 to output the word of video data via the read/write port 47 of the system memory 40 onto the bus 50.

Referring now to Figure 3 there is shown a block diagram of one implementation of the data accessing system 160a providing linear addressing of pixels on the display surface 31 of the display panel 30. The data accessing system comprises: a 32 bit input/output buffer 120, first and second 32 bit registers 130, 131, a memory unit 150 storing the conversion pattern between virtual addresses and frame buffer addresses, a controller 140, and lines 170, 172, 173, 174. In response to receiving a request to read or write a word of data associated with a pixel, the (X,Y) coordinates of the pixel, and the word of video data to be written if a write is requested, the data accessing system 160a generates the desired frame buffer access. Referring now also to Figure 6, there is shown a flowchart of a method for accessing the frame buffer 45.

The input/output buffer 120 receives 601 via the bus 50 a signal and forwards 602 the signal via line 170 to the controller 140. The controller 140 decodes 603 the signal to determine 604 if the signal is a read request or write request for the data accessing system 160a; if the signal is either a read request or write request for the data accessing system 160a, then the controller 140 sends 605 a signal via control line 172 to the buffers 130, 131 that enables the buffers 130, 131 to receive signals. The in-

put/output buffer 120 receives 606 via the bus 50 the X coordinate and forwards 607 the X coordinate via line 170 to the register 130. The input/output buffer 120 then receives 608 via the bus 50 the Y coordinate and forwards 609 the Y coordinate via line 170 to the register 130 while the register 130 forwards the X coordinate into the register 131. The controller 140 then sends a control signal via line 174 to the input/output buffer 120 that allows the input/output buffer 120 to receive and store 610 a signal on the bus 50 as a word of video data associated with the pixel having coordinates (X,Y).

The controller 140 sends a control signal via control line 172 to the register 130 causing the register 130 to shift 611 the Y coordinate to the left by $\log_2(\text{virtspan}_x) = 10$ bits, zero filling the bits on the right that are vacated in the shift, and then replace 612 the 4 left most bits in register 130 with the OFFSET. The controller 140 sends a control signal via control line 172 to the register 131 causing the 10 right most bits in register 131 to be forwarded 613 into the ten right most bits of register 130 to replace the zero filled bits therein. The contents of register 130 represent the virtual address $\text{virtadd}(X,Y)$ for the pixel having coordinates (X,Y). The controller 140 then sends a control signal via control line 172 to register 130 causing register 130 to forward 614 the virtual address $\text{virtadd}(X,Y)$ via line 173 to the memory unit 150. The control signal on line 172 also causes the memory unit 150 to access 615 a look-up table stored therein containing a conversion pattern between virtual addresses and addresses in the frame buffer 45. In 616, if the request is a write request, the controller 140 also sends a control signal via line 174 to the input/output buffer 120 causing the input/output buffer 120 to forward 617 the word of video data stored in the input/output buffer 120 to register 130.

The controller 140 sends 618 a read or write request for the system memory via line 170 to the input/output buffer 120 and a control signal via line 174 to the input/output buffer 120 causing the input/output buffer 120 to send the read or

write request for the system memory 40 via the bus 50 to the address decoder 46 of the system memory 40. The memory unit 150 then sends 619 the frame buffer address for the pixel at (X,Y) via line 170 to the input/output buffer 120 and the controller 140 sends a control signal via line 174 to the input/output buffer 120 causing the input/output buffer 120 to send the frame buffer address via the bus 50 to the address decoder 46 of the system memory 40. If the request sent to the data accessing system 160a was a write request, in 620 the controller 140 sends a control signal via line 172 to the register 130 to forward 621 the word of video data to the input/output buffer 120 and a control signal via line 174 to the input/output buffer 120 causing the input/output buffer to send the word of video data via bus 50 to the read/write port 47 of the system memory 40. Thus a read/write request for the system memory 40, the frame buffer address for the pixel having pixel coordinates (X,Y), and a word to be written to the frame buffer 45 if the data accessing system 160a was requested to write the frame buffer 45 are sent to the system memory 40 in an appropriate manner for reading or writing the frame buffer 45.

If the X and Y coordinates are treated as unsigned binary bit numbers, then the virtual address generated by the data accessing system 160a can be interpreted as being logically equivalent to forming:

$$X + (\text{virtspan}_X * Y[17:0]) + (2^{28} * \text{OFFSET}). \quad (\text{Eq. 1})$$

However, unlike conventional display processors, the data accessing system 160s does not require multiplication hardware such as the integer arithmetic hardware of a CPU to determine the terms:

$$(\text{virtspan}_X * Y) \text{ and } (2^{28} * \text{OFFSET}). \quad (\text{Eq. 2})$$

Similarly, the data accessing system 160a does not require addition hardware such as an arithmetic logic unit (ALU) to combine such terms to form the virtual address $\text{virtadd}(X,Y)$. These shifting and replacing operations can be implemented to perform faster than integer multiplication and addition operations implemented,

for example, with an ALU fabricated using the same silicon process. The data accessing system 160a can be implemented to perform several of the steps in parallel, providing an additional increase in performance speed.

While the illustrated data accessing system 160a uses shifting and replacement of bits, an alternate embodiment of the present invention generates virtual addresses by concatenating bits of the X coordinate to bits of the Y coordinate, for example, by receiving the X and Y coordinates in separate registers, and concatenating OFFSET, Y[17:0], and X[9:0] to form a virtual address $\text{virtadd} = \text{OFFSET} \sim Y[17:0] \sim X[9:0]$. Such alternate embodiments of the present invention can address data very quickly because no actual shifting of data bits is needed to determine an appropriate virtual address.

The data accessing system 160a converts the virtual address $\text{virtadd}(X,Y)$ for the pixel at coordinates (X,Y) into the associated frame buffer address $\text{add}(X,Y)$ for the pixel by accessing the memory unit 150, which holds the conversion pattern from the virtual addresses to the frame buffer addresses. The conversion pattern is stored and reused as needed, avoiding the dynamically performed addition and multiplication encountered in conventional CPU's and display processors.

An alternative embodiment of the present invention avoids the use of look-up tables for storing a conversion pattern between the virtual addresses and the frame buffer addresses by employing a frame buffer designed to respond appropriately to the virtual addresses. To reduce the number of memory cells needed for the frame buffer, the frame buffer can be designed not to have any cells for addresses in the virtual frame buffer that are not virtual addresses; i.e. that do not correspond to a possible pair of pixel coordinates. By avoiding the conversion between virtual addresses and frame buffer addresses, an additional increase in performance speed is achieved. This alternate embodiment of the present invention is preferably implemented using a frame buffer on board a single graphics chip also containing the data

accessing system for simplifying interconnection of the frame buffer and the data accessing system. Using a single chip implementation also provides an additional increase in performance speed by avoiding the need for the data accessing system to go off-board to read or write the frame buffer.

Referring now to Figure 4, there is shown an embodiment of a data accessing system 160b of the present invention incorporated for tiled addressing of the frame buffer 45. The data accessing system includes: the 32 bit input/output buffer 120, the first and second 32 bit registers 130, 131 respectively, the memory unit 150, and the lines 170, 172, 174 of the data accessing system 160 of Figure 3. However, the data accessing system 160b additionally includes a third 32 bit register 134, a controller 141 designed for providing tiled addressing of the frame buffer 45, and lines 175, 176, 177. The data accessing system 160b uses square tiles having four pixels on each side though other shapes and sizes may also be used. Referring now also to Figure 7, there is shown a method of generating frame buffer accesses with tiled addressing.

To perform a read or write operation to the frame buffer 45, the data accessing system 160b first performs steps 600 to 610 of Figure 6. The controller 141 then sends a control signal via line 172 to the register 130 to replace the four leftmost bits of register 130 with the OFFSET and then a control signal to the registers 130, 131 to forward the bits for the OFFSET, Y[17:2], X[9:2], Y[1:0], and X[1:0] via lines 175, 176 for parallel input into the bits R[31:28], R[27:12], R[11:4], R[3:2], and R[1:0] respectively of register 134 to form 701 a virtual tiled address $\text{virtadd}(X,Y)$ for the word of video data associated with the pixel at coordinates (X,Y) where R[n:m] represents the mth through nth bits of the register 134, and where $\text{virtadd}(X,Y) = \text{OFFSET} \sim Y[17:2] \sim X[9:2] \sim Y[1:0] \sim X[1:0]$. The controller 141 sends a control signal via line 172 to register 134 causing register 134 to forward 702 the virtual address $\text{virtadd}_{\text{tiled}}(X,Y)$ via line 177 to the memory unit 150. The control signal on line 172 also causes the memory unit 150 to access 703 a look-up table stored therein containing a

conversion pattern between virtual addresses and frame buffer addresses. If in 704 the request is a write request, the controller 140 also sends a control signal via line 174 to the input/output buffer 120 causing the input/output buffer 120 to forward 705 the word of video data to register 130. The data accessing system 160b then performs steps 618 to 621 of Figure 6.

The same conversion pattern can be stored in the memory unit 150 as was stored for the data accessing system 160a of Figure 3 because the tiling pattern of the frame buffer 45 of data accessing system 160b is generated by the shifting of the bits of OFFSET, Y, and X in the sequence indicated by the concatenation "~" operator. Also, note that the serial shift operations of registers 130 and 131 were not used and need not be implemented in data accessing system 160b.

If the X and Y coordinates are treated as unsigned binary bit numbers, then the virtual address generated by the data accessing system 160b can be interpreted as being logically equivalent to $OFFSET * 2^{27} + Y[27:10] * 2^{11} + X[9:2] * 2^4 + Y[1:0] * 2^2 + X[1:0]$. However, conventional multiplication and addition hardware is not needed for generating the virtual address nor the frame buffer address, and the described forwarding and concatenation operations can be performed faster than the addition and multiplication operations of conventional display processors and CPU's, particularly because carry terms of the multiplication and addition have been eliminated. Consequently, the data accessing system 160b performs the logical equivalent of several multiplications and additions simultaneous with concatenating of the bits of the horizontal X and vertical Y coordinates of the pixel consistent with the tiling pattern.

The video controller 20 can read the frame buffer 45 by generating and sending to the address decoder 46 of the system memory 40 appropriate read requests for the system memory 40 and appropriate tiled addresses for the pixels in synchrony with the scanning of said pixels in the CRT monitor 30. The generation of such tiled

addresses in the video controller 20 can be implemented in a conventional manner using multiplication and addition hardware. Alternatively, the hardware for generating virtual addresses and frame buffer addresses of the data accessing system 160b can be duplicated within the video controller 20 for increasing the performance speed of the video controller 20 if desired.

The video controller 20 can alternatively be modified to read the frame buffer 45 by sending a read request for the data accessing system 160b along with the (X,Y) coordinates for a pixel of the display surface 31 via the bus 50 to the data accessing system 160b. The data accessing system 160b generates the virtual address associated with the received (X,Y) coordinates, converts the virtual address into the associated frame buffer address, and then access the frame buffer 45 at the generated frame buffer address. The frame buffer 45 sends the associated word of video data for the pixel at (X,Y) via the bus 50 to the video controller 20 which converts the word into an appropriate analog format for controlling illumination of the pixel at (X,Y). The video controller 20 then sends the analog signal via the analog line 55 to the CRT monitor 30 for controlling illumination of the pixel at (X,Y). The modification of the video controller 20 used in this embodiment of the present invention may be minimal for typical video controllers that generate (X,Y) coordinates of pixels for controlling the position of the beam of electrons that scans the display surface 31 of the CRT monitor. Further, tiling patterns can generate a large number of gaps in the frame buffer addresses used for storing video data for the pixels of a single scan line, with the gaps typically addressing video data for other scan lines; however, the modified video controller 20 easily handles such gaps for many tiling patterns because it uses the tiling hardware of the data accessing system 160b that implements the tiling pattern to read the frame buffer 45 and also because it avoids time consuming and highly complicated arithmetic operations for generating frame buffer addresses. In contrast, because of such gaps, the conventional computer sys-

tems typically implement tiling using tiles that are 8 to 32 times as wide as they are high.

Some alternate embodiments of the present invention modify the video controller 20, frame buffer 45, and/or data accessing system 160b in other manners for improved performance. For example, the frame buffer 45 can be dual ported and one of the ports dedicated for the video controller 20 which accesses the dedicated port using an additional dedicated bus (not shown), to reduce demand and contention for the bus 50. Video controller functionality can be incorporated into the data accessing system 160b, for example, by including hardware that generates X and Y coordinates appropriately sequenced for scanning the scan lines of the display surface 31 and hardware for converting the (X,Y) coordinates and video data into an appropriate analog format for the CRT monitor 30. The data accessing system 160b can also be modified to provide linear addressing or other patterns of tiled addressing. Linear addressing can be implemented, for example, by modifying the controller 141 to send in lieu of 701 a control signal via line 172 to register 130 to forward the bits for the OFFSET, Y[17:0], and X[9:0] for parallel input into the bits R[31:28], R[27:10] and R[9:0] respectively of register 130 to form a virtual linear address virtadd(X,Y) given by $\text{virtadd}(X,Y) = \text{OFFSET} \sim Y[17:0] \sim X[9:0]$.

Referring now to Figure 5, there is shown a block diagram of one embodiment of a data accessing system 360 of the present invention and using a plurality of address ranges for accessing a frame buffer 145 having three blocks of addressed memory cells 342, 343, 344 that are appropriately responsive to virtual addresses. This embodiment uses a virtual address range contained within an address space recognized by a central processing unit (CPU) and allows each of a plurality of memory cells of the frame buffer 145 to have a plurality of addresses in this address space. The first block 342 of the frame buffer 145 implements a virtual linear addressing of a display surface of a display panel (not shown) and the second and third

blocks 343, 344 have virtual tiled storage patterns. A first set 381 of three address ranges 391, 392, 393 provides direct access to the frame buffer 145 which allows other components of a computer system such as a CPU or a video controller (not shown) to determine addresses for accessing the frame buffer 145. The first range 391 of this first set 381 accesses the virtual linear address portion of the frame buffer 145, and the second and third ranges 392, 393 access the virtual tiled portions of the frame buffer 145. Addresses determined for direct accessing should reflect the virtual addressing employed because the frame buffer 145 is appropriately responsive to virtual addresses. A second set 382 of three address ranges 394, 395, 396 and third set 383 of three address ranges 397, 398, 399 are used for providing virtual address access of the frame buffer 145 responsive to received (X,Y) coordinates of pixels on the display surface of the display panel, with the first range 394, 397 in both the second and third sets 382, 383 used for generating virtual linear addresses from received (X,Y) coordinates, and the second and third ranges 395, 396, 398, 399 in both the second and third sets 382, 383 used for generating virtual tiled addresses.

The first set 381 of three address ranges 391, 392, 393 allows virtual addresses determined by a CPU or other peripheral component (not shown) to be used for accessing the frame buffer 145. An alternate embodiment of the present invention incorporates an additional address range for intercepting conventional linear addresses and converting the intercepted addresses into appropriate virtual addresses for accessing the frame buffer 145. Such conversion of conventional linear address can be implemented, for example, using a look-up table that provides an appropriate conversion between the conventional linear addresses and the virtual linear or virtual tiled addresses of data accessing system 360. Conventional span processors implementing a tiled frame buffer often intercept and convert a conventional linear address add(X,Y) from, for example, a CPU into bit representations of the (X,Y) pixel coordinates of the associate pixel, with X generated by performing $X =$

add(X,Y) modulo Span_x in modulo hardware and Y generated by performing
Y = add(X,Y) / Span_x using division hardware. The requirement of dynamically per-
forming division and modulo operations limits the performance speed of conven-
tional display processors particularly because division and modulo are very time
5 consuming and hardware intensive operations to fully implement. By using the
look-up table, this alternate embodiment of the present invention avoids the need
for such conventional division and modulo hardware.

The illustrated embodiment of a data accessing system supports direct access
of the frame buffer in either linear or one or more tiled formats. It also supports ac-
10 cess responsive to received bit representations of horizontal and vertical (X,Y) pixel
coordinates to both the linear and tiled regions of the frame buffer. Further, linear
addresses from the CPU are intercepted in a particular range of virtual addresses for
appropriate conversion into virtual addresses. The determination of virtual ad-
dresses can be implemented using shift and replace operations or concatenation op-
15 erations applied to bit representations for X and Y, with the appropriate operations
depending on the particular tiling employed.

By providing a plurality of blocks of addressed memory cells within a frame
buffer, the present invention can provide rapid windowing of pixmaps. An active
block of memory cells can store a pixmap for controlling the current appearance of
20 pixels on the display panel. An inactive block of memory cells can be updated by the
CPU or a peripheral device. When the inactive block is ready for display, the inac-
tive block can be made active and the active block inactive, for allowing the for-
merly active block to be updated. Switching between the blocks can be implemented
in hardware by changing a virtual address range used for video controller read re-
25 quests. For example, the two blocks can be selected to begin at addresses
BLOCKOFFSET~00 . . . 00 where BLOCKOFFSET equals BLOCKOFFSET0 for one of
the blocks and BLOCKOFFSET1 for the other of the blocks respectively, with the cur-

rent BLOCKOFFSET value being stored in a 4-bit register. Generating X and Y bit representations in shift registers that linearly scan through the possible pixel coordinates of the monitor, the video controller can be made to read a new window by merely changing the BLOCKOFFSET. This beneficially helps to provide graphic images whose pixels appear to change simultaneously, thereby providing smoother transitions between graphic images. The described windowing functionality can be used both for switching between windows on the display surface and for switching between frames of a graphic images being displayed in the same window of the display surface.

A plurality of blocks of addressed memory cells can similarly be used for rapid canvassing of graphic images for display on a portion of the display surface, such as button bars, menus, and the like. In one embodiment of the present invention, this is achieved by changing a BLOCKOFFSET bit or bits appropriately in synchrony with the generation by shift registers of X or Y bit representations for providing video controller functionality. For example, to switch the top sixteen rows of the image displayed to a button bar, the BLOCKOFFSET is switched to the beginning location in the virtual address range of the button bar when Y returns to zero. When Y obtains the value sixteen, the OFFSET is switched back to the OFFSET value for the remainder of the graphic image presented. This allows canvasses such as button bars to be sent to the screen without the need of actually writing memory cells in the frame buffer, thereby increasing the speed of canvassing functionality.

In some embodiments of the present invention, the data stored in the frame buffer identifies directly the actual intensity and color of the pixels of the display panel. However, alternate embodiments of the present invention store indexes for each pixel in the frame buffer. Each index value is used for accessing a look-up table that stores identifies how that index value should be used for controlling pixels of the display panel. This allows the color or intensity of each pixel having the same

index value to be changed rapidly without the need of rewriting memory cells in the frame buffer.

The present invention can be implemented for support of graphics standards.

5 The present invention can provide addressing from X and Y bit representations, linear addressing from CPU software, and direct accessing of the frame buffer, thereby providing highly flexible usage. For allowing each virtual address range to be appropriately accessed, the values of appropriate offsets are provided for use by the CPU, peripheral devices, and software.

I claim:

1 1. A computer-implemented method for remapping between pixel coor-
2 dinate space and memory address space, comprising the steps of:

- 3 a) defining a phantom port containing a plurality of memory addresses;
4 b) generating an address to the phantom port using a conventional ad-
5 dressing scheme;
6 c) determining an address in memory address space corresponding to the
7 generated phantom port address; and
8 d) accessing the address in memory address space.

1 2. The method of claim 1, wherein b) comprises generating an address to
2 the phantom port using a linear addressing scheme.

1 3. The method of claim 1, wherein b) comprises generating an address to
2 the phantom port using a tiled addressing scheme.

1 4. The method of claim 1, wherein the phantom port has a span size
2 equal to a power of two.

1 5. The method of claim 4, wherein c) comprises determining an address
2 in memory address space by extracting at least one field from the phantom port ad-
3 dress.

1 6. A computer-implemented method for accessing representations of pix-
2 els for a display panel in a frame buffer, each pixel having a first coordinate and a
3 second coordinate, the method comprising the steps of:

- 4 a) determining a span of first coordinates of pixels of the display panel;
5 b) defining a virtual frame buffer having a first dimension at least as large

6 as the span of the first coordinates;

- 7 c) generating a virtual address indicating a first coordinate and second co-
8 ordinate of a pixel from the first dimension of the virtual frame buffer
9 and the first and second coordinates of the pixel, with the virtual ad-
10 dress identifying a memory cell; and
11 d) performing one of a reading operation and a writing operation of a rep-
12 resentation of the pixel in the memory cell identified by the virtual ad-
13 dress.

1 7. The method of claim 6, further comprising:

- 2 f) repeating b) through d) for each of a plurality of pixels having first co-
3 ordinates in the determined span.

1 8. The method of claim 6, further comprising:

- 2 f) defining a base value, and wherein the first dimension of the virtual
3 frame buffer is a power of the base value.

1 9. The method of claim 8, wherein the first and second coordinates of the
2 pixel are stored as bit representations and the base value is defined as a power of
3 two.

1 10. The method of claim 6, wherein the first and second coordinates of the
2 pixel are stored as bit representations and c) comprises concatenating the bit repre-
3 sentation of the first coordinate of the pixel to the bit representation of the second
4 coordinate of the pixel.

1 11. The method of claim 6, wherein d) comprises converting the generated
2 virtual address into a memory address in a memory address range of the frame
3 buffer and performing one of a reading operation and a writing operation of a repre-

4 sentation of the pixel in a memory cell identified by the memory address.

1 12. The method of claim 6, wherein d) comprises performing one of a
2 reading operation and a writing operation of a representation of the pixel in a
3 memory cell identified by the virtual address in a frame buffer addressed by the ad-
4 dresses of the virtual frame buffer.

1 13. The method of claim 12, wherein the frame buffer is addressed by the
2 addresses of the virtual frame buffer that represent virtual addresses of pixels of the
3 display panel.

1 14. A computer-implemented method for accessing representations of pix-
2 els of a display panel in a frame buffer, the display panel having a plurality of pixels
3 each pixel having a first coordinate and a second coordinate, the method comprising
4 the steps of:

- 5 a) determining a span of first coordinates of pixels of the display panel;
6 b) selecting a second tile span representing a length of a tile of the display
7 panel along the second coordinates of pixels of the display panel;
8 c) defining a virtual frame buffer having a first dimension at least as large
9 as the span of the first coordinates times the second tile span;
10 d) generating a virtual address indicating a first coordinate and a second
11 coordinate for a pixel from the first dimension of the virtual frame
12 buffer and the first and second coordinates of the pixel; and
13 e) performing one of a reading operation and a writing operation of a rep-
14 resentation of the pixel in a memory cell of the frame buffer identified
15 by the virtual address.

1 15. The method of claim 14, further comprising:

2 f) repeating c) through e) for each of a plurality of pixels of the display
3 panel.

1 16. The method of claim 14, further comprising:

2 f) defining a base value, and wherein the first dimension of the virtual
3 frame buffer is a power of the base value.

1 17. The method of claim 16, wherein the first and second coordinates of
2 the pixel are stored as bit representations and the base value is defined as a power of
3 two.

1 18. The method of claim 14, wherein the first and second coordinates of
2 the pixel are stored as bit representations and d) comprises:

3 f) removing a quantity of bits from the bit representation of the second
4 coordinate of the pixel equal in number to the length of the second tile
5 span and concatenating the quantity bits with the bits of the bit repre-
6 sentation of the first coordinate of the pixel; and

7 g) concatenating with the result of f) bits of the bit representation of the
8 second coordinate of the pixel less the quantity of bits.

1 19. The method of claim 14, wherein d) comprises converting the gener-
2 ated virtual address into a frame buffer address in a frame buffer address range of
3 the frame buffer and performing one of a reading operation and a writing operation
4 of a representation of the pixel in a memory cell of the frame buffer identified by the
5 frame buffer address.

1 20. The method of claim 14, wherein d) comprises performing one of a
2 reading operation and a writing operation of a representation of the pixel in a
3 memory cell identified by the virtual address in a frame buffer addressed by virtual

4 addresses.

1 21. The method of claim 20, wherein the frame buffer is addressed by the
2 addresses of the virtual frame buffer that represent virtual addresses of pixels of the
3 display panel.

1 22. A system for remapping between pixel coordinate space and memory ad-
2 dress space, comprising:

3 a central processing unit;

4 a frame buffer memory coupled to the central processing unit and having an
5 associated memory address scheme;

6 a memory address device coupled to the central processing unit for defining a
7 phantom port containing a plurality of memory addresses, each of a
8 subset of the memory addresses mapping to an address in the frame
9 buffer memory; and

10 a remapping device coupled to the memory address device for converting an
11 address between the memory address scheme of the frame buffer
12 memory and a memory address of the phantom port.

1 23. The system of claim 22, wherein the defined phantom port has a span
2 equal in size to a power of two, and wherein the remapping device comprises at
3 least one field extractor for extracting fields from the memory address of the phan-
4 tom port.

1 24. A system for accessing representations of pixels for a display panel in a
2 frame buffer, each pixel having a first coordinate and a second coordinate, compris-
3 ing:

4 a processing unit;

5 a data accessing module for converting pixel coordinates to virtual frame
6 buffer addresses;
7 a video controller for transmitting video data;
8 a system memory including a frame buffer for storing digital video data;
9 a bus coupled to the processing unit, the data accessing module, the video
10 controller, and the system memory, for transmitting data therebe-
11 tween; and
12 a display system coupled to the video controller for receiving and displaying
13 video data on the display panel.

1 25. The system of claim 24, wherein the system memory further comprises
2 an address decoder for decoding read and write requests and further for determining
3 a memory location within the frame buffer.

1 26. The system of claim 24, wherein the virtual frame buffer addresses are ar-
2 ranged to form a virtual frame buffer having a span equal to a power of two, and
3 wherein the data accessing module converts pixel coordinates to virtual frame
4 buffer addresses using concatenation.

1 27. The system of claim 26, wherein the first and second coordinates of the
2 pixel are stored as bit representations and wherein the data accessing module con-
3 verts pixel coordinates to virtual frame buffer addresses by concatenating the bit rep-
4 resentation of the first coordinate of the pixel to the bit representation of the second
5 coordinate of the pixel.

1 28. The system of claim 24, wherein the data accessing module further con-
2 verts virtual frame buffer addresses to pixel coordinates.

1 29. The system of claim 28, wherein the virtual frame buffer addresses are ar-

- 2 ranged to form a virtual frame buffer having a span equal to a power of two, and
- 3 wherein the data accessing module converts virtual frame buffer addresses to pixel
- 4 coordinates using bit field extraction.

2025 RELEASE UNDER E.O. 14176

ABSTRACT OF THE DISCLOSURE

A data accessing system provides access data to video display stored in one or more frame buffers via a virtual frame buffer implemented as a phantom port. The virtual frame buffer facilitates remapping between pixel coordinate space and memory address space for both tiled and linear addressing schemes. Generation of virtual linear and virtual tiled addresses is obtained through one or more of shifting, replacing, and concatenating operations. These operations can be implemented to perform very fast in comparison to the multiplication, addition, division, and modulo operations used in conventional display processors, video controllers, and central processing units. In some embodiments of the virtual addresses are converted to addresses in a frame buffer for accessing the frame buffer. Alternate embodiments use a frame buffer adapted to respond directly to generated virtual addresses. The present invention can thus generate addresses for accessing data in a frame buffer and efficiently use data storage capacity in the frame buffer.




FIGURE 1
(PRIOR ART)




FIGURE 2




FIGURE 2A

Linear Address to (X,Y)

$$X = \text{Linear Address} \% \text{Scan Length}$$

$$Y = \text{Linear Address} / \text{Scan Length}$$




FIGURE 2B

(X,Y) to Linear Address

$$(X + (Y \times \text{Scan Length})) = \text{Linear Address}$$




FIGURE 2C

(X,Y) to Tiled Address

Bit Shuffle X and Y to get X' and Y',
 $(X' + (Y' \times \text{Scan Length})) = \text{Tiled Address}$




FIGURE 2D

160a




FIGURE 3




FIGURE 4

360 ↘




FIGURE 5




FIGURE 6




FIGURE 7

<p>0010/PTO Rev. 6/95</p> <p style="text-align: center;">U.S. Department of Commerce Patent and Trademark Office</p> <p style="text-align: center; font-weight: bold; font-size: 1.2em;">DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION</p> <p><input checked="" type="checkbox"/> Declaration Submitted with Initial Filing OR <input type="checkbox"/> Declaration Submitted after Initial Filing</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Attorney Docket Number</td> <td>2500</td> </tr> <tr> <td>First Named Inventor</td> <td>Roger W. Swanson</td> </tr> <tr> <td colspan="2" style="text-align: center; font-style: italic;">COMPLETE IF KNOWN</td> </tr> <tr> <td>Application Number</td> <td>as yet unknown</td> </tr> <tr> <td>Filing Date</td> <td>on even date herewith</td> </tr> <tr> <td>Group Art Unit</td> <td>as yet unknown</td> </tr> <tr> <td>Examiner Name</td> <td>as yet unknown</td> </tr> </table>	Attorney Docket Number	2500	First Named Inventor	Roger W. Swanson	COMPLETE IF KNOWN		Application Number	as yet unknown	Filing Date	on even date herewith	Group Art Unit	as yet unknown	Examiner Name	as yet unknown
Attorney Docket Number	2500														
First Named Inventor	Roger W. Swanson														
COMPLETE IF KNOWN															
Application Number	as yet unknown														
Filing Date	on even date herewith														
Group Art Unit	as yet unknown														
Examiner Name	as yet unknown														

As a below named inventor, I hereby declare that:
My residence, post office address, and citizenship are as stated below next to my name.
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

VIRTUAL ADDRESS ACCESS TO TILED SURFACES

the specification of which (Title of the Invention)

☒ is attached hereto
OR

☐ was filed on (MM/DD/YYYY) [] as United States Application Number or PCT International Application Number [] and was amended on (MM/DD/YYYY) [] (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37 Code of Federal Regulations. § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code § 119 (a)-(d) or § 385(b) of any foreign application(s) for patent or inventor's certificate, or § 365 (a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
			<input type="checkbox"/>	<input type="checkbox"/> YES	<input type="checkbox"/> NO
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority sheet attached hereto:

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below.		
Application Number(s)	Filing Date (MM/DD/YYYY)	<input type="checkbox"/> Additional provisional application numbers are listed on a supplemental sheet attached hereto.

DECLARATION					Page 2	
<p>I hereby claim the benefit under Title 35, United States Code § 120 of any United States application(s), or § 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.</p>						
U.S. Parent Application Number	PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)			
<input type="checkbox"/> Additional U.S. or PCT international application numbers are listed on a supplemental priority sheet attached hereto.						
<p>As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:</p>						
Name		Registration Number		Name		Registration Number
Greg T. Sueoka Amir H. Raubvogel Sanjay Prasad		33,800 37,070 36,247				
<input type="checkbox"/> Additional attorney(s) and/or agent(s) named on a supplemental sheet attached hereto.						
<p>Please direct all correspondence to:</p> <p style="text-align: center;">Amir H. Raubvogel, Esq. Fenwick & West LLP Two Palo Alto Square Palo Alto, CA 94306 U.S.A.</p>						
Telephone		(415) 858-7276		Fax		(415) 494-1417
<p>I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.</p>						
Name of Sole or First Inventor:			<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name	Roger	Middle Initial	W.	Family Name	Swanson	
				Suffix e.g. Jr.		
Inventor's Signature				Date	6-26-97	
Residence: City	Santa Clara	State	CA	Country	U.S.A.	Citizenship
Mailing Address		3356 Solano Court				
Mailing Address						
City	Santa Clara	State	CA	Zip	95051	Country
					U.S.A.	
<input type="checkbox"/> Additional inventors are being named on supplemental sheet(s) attached hereto						